Intel Recruitment Drive; Hiring Design Verification Engineer – Apply Now

Intel Recruitment Drive; Hiring Design Verification Engineer

Mixed Signal Design Verification Engineer Job Openings in Bangalore 2026!!!

Intel announced job vacancy for the post of Mixed Signal Design Verification Engineer.The place of posting will be at Bangalore.Candidates who have completed Graduate / Engineering / Post Graduate with Fresher / Experience are eligible to apply. More details about qualifications, job description and roles & responsibilities are as follows

Company Overview

Name of the CompanyIntel
Required QualificationsGraduate / Post Graduate
SkillsStrong understanding of analog circuit design principles, including power, performance, and area optimizations
CategoryTechnology
Work TypeOnsite

As a core contributor to Intel’s innovation journey, this role offers an exciting opportunity to design, develop, and optimize analog circuits for advanced process nodes. You will work on cutting-edge projects that fuel technological breakthroughs, ensuring Intel remains at the forefront of the industry. Your expertise will influence the creation of world-class analog and mixed-signal IPs, directly supporting Intel’s mission to deliver transformative solutions that shape the future of technology.

Job Details

Θ Positions: Mixed Signal Design Verification Engineer

Θ Job Location: Bangalore

Θ Salary: As per company standards

Θ Job Type: Full Time

Θ Requisition ID: JR0284561

Roles and Responsibilities:

  • Design, develop, and build analog circuits in advanced process nodes for analog and mixed-signal IPs.
  • Create floorplans, extract chip parameters, and simulate analog behavior models.
  • Develop and execute test plans to verify design according to circuit and block microarchitecture specifications.
  • Analyze test results to ensure functionality and alignment with power, performance, area, timing, and yield goals.
  • Collaborate with cross-functional teams to report design progress and resolve performance and circuit design issues.
  • Optimize circuits for performance, power, area, and leakage, ensuring robust designs.
  • Partner with architecture and layout teams to achieve the best functionality, robustness, and electrical capabilities.
  • Stay informed on emerging trends and advancements in analog circuit design.

Required Skills & Qualifications:

  • Bachelor’s or BS degree in Electrical Engineering, or equivalent experience as required by business needs.
  • 0-1+ years of experience with a Bachelor’s degree, or 0 years of experience with a Master’s degree.
  • Proficiency in circuit simulation tools and methodologies.
  • Strong understanding of analog circuit design principles, including power, performance, and area optimizations.
  • Familiarity with advanced process nodes and their unique challenges.

Preferred Qualifications

  • Master’s degree in Electrical Engineering or a related field.
  • Experience collaborating with diverse teams on analog or mixed-signal IP design.
  • Demonstrated ability to solve complex problems, innovate, and optimize designs.
  • Strong communication and interpersonal skills to navigate technical discussions effectively.
  • Passion for advancing technology and contributing to impactful projects.

How to Apply

Apply Link – Click Here

For Regular Updates Join our WhatsApp – Click Here

For Regular Updates Join our Telegram – Click Here

Disclaimer:

The information provided on this page is intended solely for informational purposes for Students, Freshers & Experience candidates. All the recruitment details are sourced directly from the official website and pages of the respective company. Latest MNC Jobs do not guarantee job placement, and the recruitment process will follow the company’s official rules and Human Resource guidelines. Latest MNC Jobs do not charge any fees for sharing job information. Latest MNC Jobs strongly advise Students, Freshers & Experience candidates not to make any payments for any job opportunities.

Leave a Reply

Your email address will not be published. Required fields are marked *